Click here for EDACafe
Search:  
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Audio | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |  RSS  |
Cadence Virtuoso platform eNewsletter
www.mentor.com/dft
www.mentor.com/dsm
 EDACafe  - Innovation Through Collaboration EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.
Review the article and give us your feedbackeMail Article to a friend Printer Friendly version of the Article

EVE Introduces Next-Generation Hardware-Assisted Verification Platform Series



Rate This Article
Excellent
Good
Average
Bad
Poor

First Product in Series Designed for Hardware, Embedded Software Co-Verification

SAN JOSE, Calif.—(BUSINESS WIRE)—Sept. 26, 2005— EVE (Emulation and Verification Engineering) today introduced its third-generation hardware-assisted verification platform known as the ZeBu-UF (for ultra fast) Series that has a new architecture for system-on-chip (SoC) verification and software development.

Additionally, EVE announced today the first product in this series -- ZeBu-UF2, an ultra-fast emulator that enables simultaneous hardware and embedded software verification. It is a large-capacity verification platform that shortens time to tapeout, improves product quality and eliminates costly respins, while accelerating software development ahead of silicon. It leverages the same hardware, models and engineering across the entire design cycle, making it cost effective and affordable for every design team.

This is the first of three emulation systems in the ZeBu-UF Series to be unveiled over the next several months.

"The ZeBu-UF Series merges the best features of expensive hardware emulators with low-cost rapid prototyping tools," says Lauro Rizzatti, worldwide marketing vice president and general manager of EVE-USA. "It offers capabilities and functionality in one ultra-fast and powerful platform that have previously differentiated the two."

About the ZeBu-UF Series

The third-generation of the ZeBu (for Zero Bugs) Series exploits a new, unique architecture based on Virtex-4 field programmable gate arrays (FPGAs) from Xilinx for SoC verification and software development. The ZeBu-UF Series features a one PCI card system, offers fully automated front-end software, comprehensive verification modes for fast testing of hardware, hardware/software integration, and embedded software validation. It includes interactive hardware debugging capabilities for thorough debugging, and it is competitively priced for meeting budget constraints.

The ZeBu-UF Series can handle design capacity that ranges from 750,000 to six million application specific integrate circuit (ASIC) logic gates. Its memory capacity extends from 1.25 gigabits to four gigabits, and it has maximum performance that goes from 30 to 200 megahertz (MHz).

As in the previous two generations, ZeBu-UF incorporates its pioneering and patented reconfigurable testbench (RTB) to achieve unmatched performance in co-emulation with any kind of software testbench. In co-emulation at the transaction level, it can reach 20 megahertz (MHz).

Introducing ZeBu-UF2

ZeBu-UF2 maps the design under test (DUT) onto two large Virtex4-LX200 plus 160 megabytes of on-board memory for a nominal capacity of three-million ASIC gates. Its fully automated compiler performs clustering, memory generation, bus resolution, clock processing, and multiple-data-rate (XDR) wrapper generation. Incremental compilation can be done at the testbench or FPGA level.

Through its RTB, the user can perform memory read and write, register read and write, continuous internal state capture, instantaneous snapshot at maximum speed and state save and restore.

With RTB, logic analysis can be accomplished via 16 hardware triggers that control clocks and trace memory for dynamic (not requiring compilation) and static probing. Each I/O pin and static probe can be stored in 128 megabytes of trace memory at up to 60MHz.

Pricing and Availability

ZeBu-UF2 is shipping now. Pricing for the ZeBu-UF Series starts at $25,000.

For more information, contact Lauro Rizzatti. He can be reached at (408) 881-0440 or via email at lauro@eve-team.com. More details can be found at the EVE website located at: http://www.eve-team.com.

About Emulation and Verification Engineering

EVE (Emulation and Verification Engineering) offers the fastest verification and most cycles per dollar by combining the best aspects of traditional emulation and rapid prototyping systems into a single, unified environment for both ASIC and SoC debugging and embedded software validation. Its headquarters in the United States is San Jose, Calif. Telephone: (408) 881-0440. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: http://www.eve-team.com.

EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services.



Contact:
Public Relations for EVE
Nanette Collins, 617-437-1822
Email Contact

Rating:


Review ArticleBe the first to review this article
www.mentor.com/pcb
Celoxica DSP & FPGA Solutions


Click here for Internet Business Systems Copyright 1994 - 2006, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy